

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) **EP 1 229 576 A2**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
07.08.2002 Bulletin 2002/32

(51) Int Cl.7: **H01L 21/336**

(21) Application number: **02002458.4**

(22) Date of filing: **01.02.2002**

(84) Designated Contracting States:  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR**  
Designated Extension States:  
**AL LT LV MK RO SI**

(72) Inventor: **Adan, Albert Oscar**  
**Ikoma-shi, Nara 630-0141 (JP)**

(74) Representative: **Müller - Hoffmann & Partner**  
**Patentanwälte,**  
**Innere Wiener Strasse 17**  
**81667 München (DE)**

(30) Priority: **02.02.2001 JP 2001027117**


(71) Applicant: **Sharp Kabushiki Kaisha**  
**Osaka 545-8522 (JP)**

(54) **Method of producing SOI MOSFET**

(57) A method of producing a SOI MOSFET which includes a fully depleted channel region of a first conductivity type formed in a top semiconductor layer disposed on an insulative substrate, source/drain regions of a second conductivity type formed to sandwich the channel region and a gate electrode formed on the channel region with intervention of a gate insulating film, the method comprises: forming the channel region by setting an impurity concentration of channel edge re-

gions of the channel region adjacent to the source/drain regions higher than an impurity concentration of a channel central region of the channel region, and setting a threshold voltage  $V_{th0}$  of the channel central region and a threshold voltage  $V_{th_{edge}}$  of the channel edge regions so that a change of the threshold voltage  $V_{th0}$  with respect to a change of the thickness of the top semiconductor layer and a change of the threshold voltage  $V_{th_{edge}}$  with respect to the change of the thickness of the top semiconductor layer are of opposite sign.

**Fig. 1**



## Description

## BACKGROUND OF THE INVENTION

## 1. Field of the Invention

[0001] The present invention relates to a method of producing a SOI (silicon-on-insulator) MOSFET (metal oxide semiconductor field effect transistor), more particularly, to a method of producing a SOI MOSFET with reduced electrical characteristic fluctuations related to variations in the thickness of a top semiconductor layer (i.e., an active semiconductor layer) and a MOS FET.

## 2. Description of Related Art

[0002] Generally known MOSFETs formed on SOI substrates such as SOS (silicon on sapphire), SIMOX (silicon separation by ion implantation of oxygen) and BSOI (bonded SOI) substrates have advantages in low-voltage and high-speed operation. In addition to that, the SOI MOSFETs have an advantage over devices formed on bulk silicon substrates in that layout area for the SOI MOSFETs is smaller.

[0003] However, the SOI MOSFETs have only three terminals (gate, drain and source) while bulk silicon MOSFETs have four terminals (gate, drain, source and substrate). For this reason, the SOI MOSFETs are inferior in electrical characteristics, especially, short channel effect, drain/source blocking voltage, punch through and the like.

[0004] Referring to Figs. 10 (a) and 10(b), in a bulk silicon MOSFET, the base terminal of a parasite bipolar (NPN) transistor is tied to the substrate and the substrate-source junction is reversely biased. As a result, if an impact ion current  $I_i$  is generated near a drain region, the parasite bipolar transistor has very little effect on operation of the MOSFET.

[0005] In contrast, referring to Figs. 9(a) and 9(b), in a SOI MOSFET, the base terminal of a parasite bipolar transistor is a top semiconductor layer in a floating state. As a result, in usual operation, an impact ion current  $I_i$  generated near a drain region acts as a base current of the parasite bipolar transistor to generate a positive feed-back effect, which results in reduction in the short-channel effect and decrease in the drain/source blocking voltage. In the case where a channel region is formed in a relatively thick top semiconductor layer, the channel region behaves in a partially depleted mode and a so-called kink effect is produced in output characteristics owing to impact-ionization. Therefore, the electrical characteristics of the SOI MOSFET are significantly affected.

[0006] Here, the kink is a phenomenon in which majority carriers generated by impact ionization accumulate to raise the potential of the floating substrate, bring down threshold voltage and further cause drain current to increase abruptly. Thus the operation of the SOI MOSFET is greatly affected.

[0007] In order to realize a fully depleted SOI free of the kink effect, there is a technique of forming a top silicon layer which is thinner than a depletion layer induced by the gate electrode. Generally, as shown in Fig. 11, the full depletion of the top silicon layer requires adjustment of the thickness of the top silicon layer and the impurity concentration  $N_a$  in the substrate.

[0008] However, as understood from Fig. 11, a major drawback of the fully depleted SOI transistor is that the threshold voltage  $V_{th}$  is sensitive to the thickness of the top silicon layer.

[0009] That is, the threshold is represented by

$$V_{th} \equiv V_{fbt} + \frac{q \cdot N_a \cdot T_{si}}{C_{tox}} + 2 \cdot \Phi_F - \frac{C_{box}}{C_{tox}} (V_{sub} - V_{fbb}) \quad (1)$$

$$\frac{\Delta V_{th}}{\Delta T_{si}} = \frac{q \cdot N_a}{C_{tox}}$$

wherein  $V_{fbt}$  is flat band voltage (at the top of the top silicon layer),  $V_{fbb}$  is flat band voltage (at the bottom of the top silicon layer),  $C_{tox}$  is capacity of a gate insulating film,  $N_a$  is impurity concentration in the substrate,  $T_{si}$  is thickness of the top silicon layer,  $\Phi_F$  is Fermi potential and  $V_{sub}$  is substrate voltage. For typical values of  $N_a$  and the thickness of the gate insulating film,  $\Delta V_{th} / \Delta T_{si}$  is about 10 mV/nm.

[0010] The threshold voltage affects or is related to electrical parameters such as OFF-state current which exponen-

tially depends on the threshold voltage, as shown in the following formula:

$$I_{\text{doff}} \cong I_0 \cdot W \cdot 10^{\left(-\frac{V_{\text{th}}}{S}\right)}$$

wherein W is channel width of the transistor and  $I_0$  is a constant when the gate voltage is 0V ( $I_0$  = about  $10^{-7}$  A/ $\mu\text{m}$ ).

[0011] For example, with a fully depleted SOI transistor (slope S (S factor) in a sub-threshold region is about 65 mV/dec), the OFF current varies 10 times if the threshold voltage changes by 65 mV. Thus, to control the threshold voltage is important for the characteristics of the semiconductor device.

[0012] In 1995 IEEE International SOI Conference Short Course, there was proposed a method for suppressing variations in the threshold of the SOI MOSFET using a constant dose method. In the constant dose method, ion implantation is carried out on the top silicon layer of the SOI substrate under such conditions that the dose  $D = N_a \times T_{\text{Si}}$  is constant. As a result, it is understood from Formula (1) that the change of the threshold voltage  $V_{\text{th}}$  with respect to the thickness  $T_{\text{Si}}$  of the top silicon layer is suppressed. This is also clear from the relationship of  $T_{\text{Si}}$  to  $V_{\text{th}}$  shown in Fig. 12.

[0013] To suppress the dependency of  $V_{\text{th}}$  on  $T_{\text{Si}}$ , there is proposed a method of combining a partially depleted SOI and a fully depleted SOI as shown in Fig. 13 (Japanese Unexamined Patent Publication HEI 6(1994)-268215). In this device, the impurity concentration is higher at a channel edge 11 than at channel center 12 in the top silicon layer, and thereby, the channel edge 11 is not fully depleted but the channel center 12 is fully depleted. As a result, the threshold voltage of the SOI transistor is determined by the impurity concentration at the channel edge, and this device operates as a partially depleted device.

[0014] USP 5841170 discloses a SOI MOSFET whose channel region has an impurity profile that is nonuniform in a source/drain direction. This device is designed to have impurity concentrations such that full depletion is realized both at the channel center and at the channel edge. Thus, this device operates in a fully depleted mode and prevents the kink effect.

[0015] However, although the dependency of  $V_{\text{th}}$  on the thickness of the top silicon layer can be reduced by the constant dose method, the short-channel effect and the punch through are not considered. Since the impurity implantation is uniformly performed over the channel, the short-channel effect is more easily induced to take place.

[0016] The structure of the device proposed by Japanese Unexamined Patent Publication No. HEI 6(1994)-268215 can reduce the short-channel effect, but since the device operates in a partially depleted mode, the device is more susceptible to the kink effect and floating substrate effect.

[0017] The device proposed by USP 5841170 does not give any consideration to fluctuations in electrical characteristics related to variations in the thickness of the top silicon layer.

## SUMMARY OF THE INVENTION

[0018] The present invention provides a method of producing a SOI MOSFET which includes a fully depleted channel region of a first conductivity type formed in a top semiconductor layer disposed on an insulative substrate, source/drain regions of a second conductivity type formed to sandwich the channel region and a gate electrode formed on the channel region with intervention of a gate insulating film, the method comprising:

forming the channel region by setting an impurity concentration of channel edge regions of the channel region adjacent to the source/drain regions higher than an impurity concentration of a channel central region of the channel region, and setting a threshold voltage  $V_{\text{th}_0}$  of the channel central region and a threshold voltage  $V_{\text{th}_{\text{edge}}}$  of the channel edge regions so that a change of the threshold voltage  $V_{\text{th}_0}$  with respect to a change of the thickness of the top semiconductor layer and a change of the threshold voltage  $V_{\text{th}_{\text{edge}}}$  with respect to the change of the thickness of the top semiconductor layer are of opposite sign.

[0019] That is, in view of the above-described problems, an object of the present invention is to provide a method of producing a highly reliable SOI MOSFET by effectively reducing the short-channel effect, the punch through and the like and suppressing the influence of the thickness of the top semiconductor layer on the electrical characteristics of the SOI MOSFET, and such a highly reliable SOI MOSFET.

[0020] These and other objects of the present application will become more readily apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and

modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.

## BRIEF DESCRIPTION OF THE DRAWINGS

[0021]

Fig. 1 is a schematic sectional view of a major part of a SOI MOSFET illustrating an embodiment in accordance with the present invention;

Figs. 2(a) and 2(b) are schematic sectional views of a major part of a SOI MOSFET illustrating impurity concentration profile in the channel region of the SOI MOSFET in accordance with the present invention;

Fig. 3 is a graphical representation showing a relationship between the thickness  $T_{si}$  of the top silicon layer and threshold voltage  $V_{th}$ ;

Figs. 4(a) to 4(c) are schematic sectional views of a SOI MOSFET illustrating production steps for producing the SOI MOSFET in accordance with the present invention;

Fig. 5 is a graphical representation showing a relationship between the projected range of impurity ions/the thickness of the top silicon layer and the threshold voltage;

Fig. 6 is a graphical representation showing relationships between the thickness  $T_{si}$  of the top silicon layer and threshold voltage  $V_{th}$  at varied ion implantation energies;

Fig. 7 is a graphical representation showing a relationship between the projected range of impurity ions/the thickness of the top silicon layer and the change of the threshold voltage/the change of the thickness of the top silicon layer;

Figs. 8(a) and 8(b) are graphical representations showing relationships between the thickness of the top silicon layer and the threshold voltage  $V_{th}$ ;

Figs. 9(a) and 9(b) are a schematic sectional view of a prior-art SOI MOSFET and its equivalent circuit diagram;

Figs. 10(a) and 10(b) are a schematic sectional view of a prior-art MOSFET and its equivalent circuit diagram;

Fig. 11 is a graphical representation showing relationships between the thickness  $T_{si}$  of the top silicon layer and the threshold voltage  $V_{th}$ ;

Fig. 12 is a graphical representation showing relationships between the thickness  $T_{si}$  of the top silicon layer and the threshold voltage  $V_{th}$  in a MOSFET formed by a prior-art constant dose method; and

Fig. 13 is a schematic sectional view of another prior-art MOSFET.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0022] The SOI MOSFET of the present invention is formed on a substrate of SOI structure which is composed of an insulative substrate and a top semiconductor layer, and is mainly composed of a channel region of a first conductivity type, source/drain regions of a second conductivity type and a gate electrode formed on the channel region with intervention of a gate insulating film.

[0023] The insulative substrate of the SOI-structure substrate of the invention may be a substrate formed of an intrinsically insulative material such as sapphire, quartz, glass, plastic or the like, or a substrate in which a buried insulating film is formed on a support substrate. Here, examples of the support substrate include a substrate made of an element semiconductor such as silicon, germanium or the like and a substrate made of a compound semiconductor such as GaAs, InGaAs or the like. Among these substrates, a single crystal silicon substrate or a polysilicon substrate is preferred. Examples of the buried insulating film include a single-layer film or a multi-layer film of  $\text{SiO}_2$ ,  $\text{SiN}$  and the like. The thickness of the insulative substrate may be set as appropriate depending upon the desired characteristics of the semiconductor device to be produced, the voltages to be applied when the produced semiconductor device is used, and others, but may be about 50 to 1,000 nm, preferably about 80 to 500 nm, for example.

[0024] The top semiconductor layer is typically a semiconductor thin film which functions as an active layer for forming a transistor and may be formed of a thin film of an element semiconductor such as silicon, germanium or the like or a compound semiconductor such as GaAs, InGaAs or the like. Among these, a silicon thin film is preferred. More preferably, the silicon thin film is formed of single crystal silicon. The thickness of the top semiconductor layer may be set as appropriate depending upon the structure of the semiconductor device to be produced, but may be about 10 to 1,000 nm, preferably about 10 to 500 nm, more preferably about 20 to 70 nm, for example.

[0025] The SOI-structure substrate may typically be composed of a support substrate having a buried insulating film and a top semiconductor layer which are formed on the support substrate. However, the SOI-structure substrate may be a multi-layer SOI substrate composed of a support substrate having a first buried insulating layer, a first top semiconductor layer, a second buried insulating layer, a second top semiconductor layer, ... which are formed sequentially on the support substrate. Usable SOI-structure substrates include, for example, a SIMOX (separation by implantation

of oxygen) type substrate wherein a semiconductor substrate is implanted with oxygen ions and thermally treated to form a buried oxide film as a first insulating layer in the semiconductor substrate; a BSOI (bonded SOI) substrate wherein two semiconductor substrates having oxide films formed thereon by thermal oxidation are bonded; a SOI substrate wherein a first insulating layer and a first semiconductor layer are formed on a semiconductor substrate by epitaxial growth; a so-called bonded multi-layer SOI substrate formed by bonding a SOI substrate wherein a first insulating layer and a first semiconductor layer are formed on a semiconductor substrate by epitaxial growth to a semiconductor substrate wherein an oxide film is formed on its surface by thermal oxidation or by epitaxial growth; and a multi-layer SOI substrate wherein a first insulating layer, a first semiconductor layer, a second insulating layer and a second semiconductor layer are formed on a semiconductor substrate by epitaxial growth. The SOI-structure substrate may be a substrate on which elements such as transistors, capacitors and the like or circuits are formed and device isolation regions may be optionally formed on the substrate by a LOCOS (local oxidation of silicon) separation method, a trench isolation method, an STI (shallow trench isolation) method or the like. One or more P-type or N-type wells may be formed on the SOI-structure substrate.

[0026] The MOSFET in the present invention may be of N-channel type or P-channel type or may be of both types.

[0027] The channel region of the first conductivity type of the MOSFET may be of P-type or N-type. The channel region has a channel central region and channel edge region. The channel edge region is located on edge of the channel regions, adjacently to the source/drain regions described later, and have a impurity concentration higher than the impurity concentration of the channel central region. In other words, the channel regions have a non-uniform impurity concentration profile in a source-to-drain direction. Difference between the impurity concentration Nb in the channel central region and the impurity concentration Na in the channel edge regions is not particularly limited so long as the impurity concentrations Na and Nb have a relationship described later, but may be Na/Nb = 3 to 6 approximately.

[0028] In the channel central region, the threshold voltage  $V_{th0}$  of the channel central region is set at a desired value so that a change of the threshold voltage  $V_{th0}$  is a positive or a negative value with respect to a change of the thickness  $T_{si}$  of the top semiconductor layer. In the channel edge regions, the threshold voltage  $V_{th_{edge}}$  is set at a desired value so that a change of the threshold voltage  $V_{th_{edge}}$  of the channel edge regions is a negative or a positive value with respect to the change of the thickness  $T_{si}$  of the top semiconductor layer, that is, the change of the threshold voltage  $V_{th_{edge}}$  of the channel edge regions is of sign opposite to the change of the threshold voltage  $V_{th0}$  of the channel central region. More particularly the change of the threshold voltage  $V_{th0}$  of the channel central region and the change of the threshold voltage  $V_{th_{edge}}$  of the channel edge regions preferably meet  $\text{sign}(\Delta V_{th0} / \Delta T_{si}) < 0$  and  $\text{sign}(\Delta V_{th_{edge}} / \Delta T_{si}) > 0$ , respectively, or  $\text{sign}(\Delta V_{th0} / \Delta T_{si}) > 0$  and  $\text{sign}(\Delta V_{th_{edge}} / \Delta T_{si}) < 0$ , respectively.

[0029] In the SOI MOSFET having such a channel region, the threshold voltage  $V_{th}$  of the channel region as a whole is represented by the following formula:

$$V_{th} = V_{th0} + V_{th_{edge}}$$

(wherein  $V_{th0}$  is the threshold of the channel central region and  $V_{th_{edge}}$  is the threshold of the channel edge region). Accordingly, it is preferable that the above-mentioned relations are satisfied and the absolute value of  $\text{sign}(\Delta V_{th0} / \Delta T_{si})$  is almost equal to the absolute value of  $\text{sign}(\Delta V_{th_{edge}} / \Delta T_{si})$ . In other words, the change of the threshold voltage  $V_{th}$  of the entire channel region with respect to the change of the thickness  $T_{si}$  of the top semiconductor layer preferably meets  $(\Delta V_{th} / \Delta T_{si}) \approx 0$ . That  $(\Delta V_{th} / \Delta T_{si})$  is almost 0 means that the change of the threshold voltage  $V_{th}$  of the entire channel region is almost cancelled out with respect to the change of the thickness of the top semiconductor layer. The change of the threshold voltage  $V_{th}$  of the channel region as a whole is determined by the specification of the device and its production process. Generally, the change of the threshold voltage  $V_{th}$  is represented by the following formula with regard to mutually non-related parameters:

$$\Delta V_{th} \approx \sqrt{\left(\frac{\Delta V_{th}}{\Delta T_{si}}\right)^2 \Delta T_{si}^2 + \left(\frac{\Delta V_{th}}{\Delta T_{ox}}\right)^2 \Delta T_{ox}^2 + \left(\frac{\Delta V_{th}}{\Delta L}\right)^2 \Delta L^2}$$

In this case, major factors of variations of the change are  $T_{si}$ ,  $L$  and  $T_{ox}$ . For example, regarding a typical transistor with  $L = 0.2 \mu\text{m}$ ,  $T_{ox} = 5 \text{ nm}$  and  $T_{si} = 50 \text{ nm}$ , there are obtained  $\Delta L = \pm 0.7 \mu\text{m}$ ,  $\Delta T_{ox} = \pm 0.5 \mu\text{m}$ ,  $\Delta T_{si} / T_{si} < 10 \%$  and consequently  $(\Delta V_{th} / \Delta T_{si}) < 1 \text{ mV/nm}$ , which is extremely small.

[0030] The channel central region has a lateral length of suitably about half, preferably about two-fifths, more preferably one-third of the minimum gate length of the SOI MOSFET. Specifically, about  $0.01 \mu\text{m}$  to  $0.4 \mu\text{m}$  and preferably about  $0.03 \mu\text{m}$  to  $0.13 \mu\text{m}$  may be mentioned. Preferably, the channel central region has an almost uniform impurity

concentration in a depth direction and in a horizontal direction.

[0031] The channel edge regions have a lateral length of suitably about half, preferably about two-fifths, more preferably one-third of the minimum gate length of the SOI MOSFET. Specifically, about  $0.01\mu\text{m}$  to  $0.4\mu\text{m}$  and preferably about  $0.03\mu\text{m}$  to  $0.13\mu\text{m}$  may be mentioned. Preferably, the channel edge regions have an almost uniform impurity concentration in the depth direction and in the horizontal direction. That is because, if the channel edge regions have uniform impurity concentration, the threshold voltage  $V_{th\_edge}$  changes linearly with respect to the thickness  $T_{si}$  of the top silicon layer. The channel edge regions may have different impurity concentrations and different impurity concentration distributions, but preferably, have the same impurity concentration and impurity concentration distribution.

[0032] The source/drain regions of the second conductivity type of the MOSFET are of a conductivity type opposite to the conductivity type of the channel region, and suitably have an impurity concentration of about  $1$  to  $10 \times 10^{20}$  ions/ $\text{cm}^3$ . The source/drain regions may be a LDD structure, a DDD structure or the like.

[0033] The gate insulating film of the MOSFET, as gate insulating films of usual MOS transistors, may be formed of a single-layer film or a multi-layer film of a silicon oxide film, a silicon nitride film, a highly dielectric film (for example,  $\text{Ti}_2\text{O}_5$ ) and the like. The thickness thereof may be about  $2$  to  $7$  nm in terms of  $\text{SiO}_2$ .

[0034] The gate electrode of the MOSFET, as gate electrodes of usual MOS transistors, may be formed of polysilicon; a silicide of a high-melting metal such as W, Ta, Ti, Mo or the like; a polycide formed of the above-mentioned silicide and polysilicon; other metal or the like, in a thickness of about  $150$  nm to  $300$  nm. The size and the shape of the gate electrode are not particularly limited, and may be selected as appropriate for obtaining desired characteristics. Sidewall spacers may be formed on the sidewalls of the gate electrode.

[0035] In order to form the above-described SOI MOSFET, that is, in order to realize an optimal impurity concentration profile in the channel region, impurity ions may be implanted at an implantation energy such that the peak of concentration is positioned at  $R_p$  (average projected range) from the surface and  $R_p/T_{si}$  is  $0.5$  or less, more preferably about  $0.25$ .

[0036] The SOI semiconductor device of the present invention may be formed using a general MOS process or CMOS process technique or using such a technique as a base process which may be modified appropriately for producing the above-described SOI semiconductor device. In the method of producing a SOIMOSFET of the present invention, in addition to a step for forming the above-described impurity concentration profile, may be performed as appropriate in optional order the formation of wells in the semiconductor substrate or the semiconductor layer, the formation of well contacts, the impurity introduction into the top semiconductor layer, the formation of the source/drain regions, the formation of LDD regions and/or the like, the formation of sidewall spacers, the formation of interlayer insulating films, the formation of contact holes in the interlayer insulating films, the formation of wiring layers, thermal treatment and the like.

[0037] The SOI MOSFET device of the present invention is now explained in detail below.

[0038] As shown in Fig. 1, Fig. 2(a) and Fig. 2(b), in the SOI MOSFET of the present invention, N-type source/drain regions 10 reaching a buried insulating film 2 are formed in a top silicon layer 3 of a SOI substrate 4 which is composed of a silicon substrate 1, the buried insulating film 2 and the top silicon layer 3. A gate electrode 8 is formed on the top silicon layer 3 between the source/drain regions 10 with intervention of a gate insulating film 7. Under the gate electrode 8, there is formed a channel region including a central region P2, and edge regions P1 and P3. The region P2 is adjusted to have an impurity concentration Nb (e.g., about  $5 \times 10^{16}$  ions/ $\text{cm}^3$ ), and the regions P1 and P3 are adjusted to have an impurity concentration Na (e.g., about  $3 \times 10^{17}$  ions/ $\text{cm}^3$ ) (see Fig. 2(b)).

[0039] In this SOI MOSFET, as shown in Fig. 3, the impurity concentration Nb of the region P2 contributes to  $V_{th}$ , and the profile thereof is such that  $V_{th0}$  decreases as the top silicon layer becomes thicker. On the other hand, the impurity concentration Na of the regions P1 and P3 also contributes to  $V_{th}$ , and the profile thereof is such that  $V_{th\_edge}$  increases as the top silicon layer becomes thicker. Thus, the total  $V_{th}$  of the SOI MOSFET is almost constant.

[0040] As described above, the SOI MOSFET of the present invention can suppress the dependency on the thickness of the top silicon layer. Also since the impurity concentrations are set as  $Na > Nb$ , the short-channel effect and the punch-through can be reduced.

[0041] The SOI MOSFET having these characteristics may be produced as follows.

[0042] As a SOI substrate 4, is used a silicon substrate 1 on which a buried oxide film 2 of about  $120$  nm thickness and a top silicon layer 3 of about  $50$  nm thickness are formed in this order. The active region of the MOSFT is defined by forming a device isolation film 5 by a LOCOS method. The top silicon layer 3 has a thickness which allows operation in fully depleted mode.

[0043] Next, as shown in Fig. 4(a), channel ion implantation (background implantation) is carried out on the active region of the MOSFET on the top silicon layer 3 ( $50$  nm). In the case of a PMOSFET, the ion implantation is performed at an implantation energy of  $10$  keV at a dose of phosphorus ions 6 of about  $1$  to  $4 \times 10^{12}$  ions/ $\text{cm}^2$ , for example. Thereby, a channel central region P2 can be formed which has an impurity concentration profile (at implantation) as shown in Fig. 5, and it is possible to obtain a substantially uniform final impurity concentration (about  $\sim 5 \times 10^{16}$  ions/ $\text{cm}^3$ ) in the horizontal direction in the channel central region. The implantation energy satisfies  $R_p/T_{si} \approx 1/4$  since the

projected range  $R_p$  is about 14 nm.

**[0044]** Next, as shown in Fig. 4(b), a gate insulating film 7 is formed on the entire surface of the top silicon layer 3, and a gate electrode 8 with a channel length of about 0.18  $\mu\text{m}$  is formed by a usual process. Thereafter, using the gate electrode 8 as a mask, tilt ion implantation is carried out on the channel edges. The tilt ion implantation is performed at a tilt angle  $\theta$  of about 30°, an implantation energy of about 70 to 90 keV, a dose of phosphorus ions 9 of about 1 to  $3 \times 10^{12}$  ions/cm<sup>2</sup> in two steps (by rotation).

**[0045]** Thereby, an impurity concentration profile as shown in Figs. 2(a) and 2(b) is obtained at the channel edges. In the impurity concentration profile shown in Fig. 2(a), a dotted line represents the impurity concentration profile (about  $5$  to  $6 \times 10^{17}$  ions/cm<sup>3</sup>) at implantation, and a solid line represents the final implantation concentration profile (about  $3 \times 10^{17}$  ions/cm<sup>3</sup>). The channel edge regions are formed to have a length  $L_a = 0.06 \mu\text{m}$  approximately. The length  $L_a$  is determined to satisfy conditions for full depletion in consideration of process margins.

**[0046]** Thereafter, as shown in Fig. 4(c),  $\text{BF}_2$  ions are implanted using the gate electrode 8 as a mask at an implantation energy of about 20 keV at a dose of about  $4 \times 10^{15}$  ions/cm<sup>2</sup> to form source/drain regions 10.

**[0047]** Thus the SOI MOSFET shown in Fig. 1 is produced.

**[0048]** In the above-described example, the tilt ion implantation is similar to that disclosed in USP 5841170 for forming a non-uniform impurity channel. Accordingly, the final impurity concentration profile by the tilt ion implantation can reduce the short channel effect and the punch through as described in USP 5841170. Further, by optimizing both the channel ion implantation and the ion implantation into the channel edges, it is possible to reduce fluctuations in the electrical characteristics of transistors due to variations in the thickness of the top silicon layer.

**[0049]** With regard to the channel ion implantation, Fig. 6 shows relationships between the thickness  $T_{\text{si}}$  of the top silicon layer and the total threshold voltage  $V_{\text{th}}$  in the cases where the ion implantation is performed by varying the thickness of the top silicon layer and the ion implantation energy. In Fig. 6, phosphorus ions are implanted at implantation energies of 10 keV (represented by a solid line), 20 keV (represented by a dotted line) and 40 keV (represented by an alternate long and short dash line). Fig. 7 shows a relationship between the change of the threshold voltage and the change of the thickness of the top silicon layer, i.e.,  $\Delta V_{\text{th}} / \Delta T_{\text{si}}$  of the SOI MOSFET, as a function of the thickness of the top silicon layer. In Fig. 7, ions are implanted at implantation energies of 40 keV, 30 keV, 20 keV and 12 keV.

**[0050]** According to Fig. 6 and Fig. 7, if the implantation energy is 40 keV, since  $R_p$  is about 49 nm, the change of the threshold voltage to the thickness of the top silicon layer ( $\Delta V_{\text{th}} / \Delta T_{\text{si}}$ ) is the largest, about 17 mV/nm. On the other hand, if the implantation energy is small (i.e.,  $R_p$  is small),  $\Delta V_{\text{th}} / \Delta T_{\text{si}}$  becomes almost 0. Especially, if  $R_p$  is one-fourth or less of the thickness of the top silicon layer,  $\Delta V_{\text{th}} / \Delta T_{\text{si}}$  is negative.

**[0051]** Further, by varying the impurity ions implantation conditions for and the thickness of the top silicon layer, the change of the total threshold voltage  $V_{\text{th}}$  of the SOI MOSFET is observed with respect to the thickness of the top semiconductor layer. The results are shown in Figs. 8(a) and 8(b).

**[0052]** According to Fig. 8(a), in the case where the SOI MOSFET is formed by a usual production method,  $\Delta V_{\text{th}} / \Delta T_{\text{si}}$  is about 18 mV/nm, which is a large value, at  $E = 40$  keV (solid circles in Fig. 8(a)).

**[0053]** On the other hand, if  $R_p / T_{\text{si}}$  is about 0.6,  $\Delta V_{\text{th}} / \Delta T_{\text{si}}$  is improved to about 7 mV/nm at  $E = 25$  keV (hollow circles in Fig. 8(a)).

**[0054]** As shown in Fig. 8(b), if  $R_p \approx T_{\text{si}} / 4$ ,  $\Delta V_{\text{th}} / \Delta T_{\text{si}}$  is about 0.2 mV/nm at  $E = 12$  keV. The  $V_{\text{th}}$  fluctuations with respect to variations in the thickness of the top semiconductor layer can be suppressed.

**[0055]** According to the present invention, the threshold voltage  $V_{\text{th}_0}$  of the channel central region and the threshold voltage  $V_{\text{th}_{\text{edge}}}$  of the channel edge regions are so set that the change of  $V_{\text{th}_0}$  with respect to the change of the thickness of the top semiconductor layer and the change of the  $V_{\text{th}_{\text{edge}}}$  to the change of the thickness of the top semiconductor layer are of opposite sign. Accordingly, the short-channel effect and the punch through can be effectively reduced, while the influence of the thickness of the top semiconductor layer on the electrical characteristics can be reduced, which leads to the production of highly reliable SOI MOSFETs.

**[0056]** Especially, the change of the threshold voltage owing to variations in the thickness of the top semiconductor layer can be effectively suppressed in the case where the changes of the threshold voltages of the channel central region and the channel edge regions with respect to the change of the thickness  $T_{\text{si}}$  of the top semiconductor layer meet  $\text{sign}(\Delta V_{\text{th}_0} / \Delta T_{\text{si}}) < 0$  and  $\text{sign}(\Delta V_{\text{th}_{\text{edge}}} / \Delta T_{\text{si}}) > 0$ , or  $\text{sign}(\Delta V_{\text{th}_0} / \Delta T_{\text{si}}) > 0$  and  $\text{sign}(\Delta V_{\text{th}_{\text{edge}}} / \Delta T_{\text{si}}) < 0$  and the change of the threshold voltage  $V_{\text{th}}$  of the entire channel region with respect to the change of the thickness  $T_{\text{si}}$  of the top semiconductor layer meets  $\Delta V_{\text{th}} / \Delta T_{\text{si}} \approx 0$ ; or in the case where the channel central region is formed to have a peak concentration at the projected range  $R_p$ , which has a depth of half or less of the thickness  $T_{\text{si}}$  of the top semiconductor layer, by implanting ions of a first conductivity type and the channel edge regions have a constant impurity concentration in the depth direction of the top semiconductor layer and has a lateral length of one-third or less of the minimum channel length; or in the case where the channel central region has a constant impurity concentration in the depth direction of the top semiconductor layer, the channel edge regions are formed to have a peak concentration at a projected range  $R_p$  which has a depth of half or less of the thickness  $T_{\text{si}}$  of the top semiconductor layer, by implanting ions of a first conductivity type and the channel edge regions has a lateral length of one-third or less of the minimum

channel length.

[0057] Since the method of the present invention is so compatible with usual production methods for semiconductors that fluctuations of the threshold voltage can be suppressed and production margins and yield can be improved without adding complicated production steps. Further, the decrease of the fluctuations of the electrical characteristics increases the operational margins of devices and simplifies the design of the devices. Consequently, the production process can be simplified and the production costs are reduced.

## Claims

1. A method of producing a SOI MOSFET which includes a fully depleted channel region of a first conductivity type formed in a top semiconductor layer disposed on an insulative substrate, source/drain regions of a second conductivity type formed to sandwich the channel region and a gate electrode formed on the channel region with intervention of a gate insulating film, the method comprising:

forming the channel region by setting an impurity concentration of channel edge regions of the channel region adjacent to the source/drain regions higher than an impurity concentration of a channel central region of the channel region, and setting a threshold voltage  $V_{th0}$  of the channel central region and a threshold voltage  $V_{th_{edge}}$  of the channel edge regions so that a change of the threshold voltage  $V_{th0}$  with respect to a change of the thickness of the top semiconductor layer and a change of the threshold voltage  $V_{th_{edge}}$  with respect to the change of the thickness of the top semiconductor layer are of opposite sign.

2. The method of claim 1, wherein the changes of the threshold voltages of the channel central region and the channel edge regions with respect to the change of the thickness  $T_{si}$  of the top semiconductor layer meet  
 $\text{sign}(\Delta V_{th0} / \Delta T_{si}) < 0$  and  $\text{sign}(\Delta V_{th_{edge}} / \Delta T_{si}) > 0$ , and a change of a threshold voltage  $V_{th}$  of the channel region as a whole meets

$$(\Delta V_{th} / \Delta T_{si}) \approx 0.$$

3. The method of claim 1, wherein the changes of the threshold voltages of the channel central region and the channel edge regions with respect to the change of the thickness  $T_{si}$  of the top semiconductor layer meet  
 $\text{sign}(\Delta V_{th0} / \Delta T_{si}) > 0$  and  $\text{sign}(\Delta V_{th_{edge}} / \Delta T_{si}) < 0$  and a change of a threshold voltage  $V_{th}$  of the channel region as a whole meets

$$(\Delta V_{th} / \Delta T_{si}) \approx 0.$$

4. The method of claim 2, wherein the formation of the channel region comprises forming, by implanting ions of the first conductivity type, the channel central region which has a peak concentration at a depth of half or less of the thickness  $T_{si}$  of the top semiconductor layer and forming the channel edge regions which have a constant impurity concentration in a depth direction of the top semiconductor layer and have a lateral length of one-third or less of the length of the channel region.

5. The method of claim 3, wherein the formation of the channel region comprises forming, by implanting ions of the first conductivity type, the channel central region which has a constant impurity concentration in a depth direction of the top semiconductor layer and forming, by implanting ions of the first conductivity type, the channel edge regions which have a peak concentration at a depth of half or less of the thickness  $T_{si}$  of the top semiconductor layer and have a lateral length of one-third or less of the length of the channel region.

6. The method of claim 1, wherein the formation of the channel region comprises forming, by implanting ions of the first conductivity type, so that the impurity concentration  $N_b$  in the channel central region and the impurity concentration  $N_a$  in the channel edge regions meets  $N_a/N_b = 3$  to 6.

**Fig. 1**




Fig. 2(a)




Fig. 2(b)







Fig. 3



**Fig. 4(a)**



**Fig. 4(b)**



**Fig. 4(c)**




Fig. 5





Fig. 6






**Fig. 7****Fig. 8(a)****Fig. 8(b)**

Fig. 9(a)




Fig. 9(b)




Fig. 10(a)





Fig. 10(b)



EP 1 229 576 A2

Fig. 11




Fig. 12



CONSTANT DOSE ( $D = N_a \cdot t_{si}$ )

FIG. 13

**Fig. 13**



**THIS PAGE BLANK (USPTO)**